56 search results - page 12 / 12 » On the speedup required for combined input- and output-queue... |
GLVLSI
2007
IEEE
13 years 11 months ago
2007
IEEE
We propose an interconnect reorganization algorithm for reduction stages in parallel multipliers. It aims at minimizing power consumption for given static probabilities at the pri...