Sciweavers

16 search results - page 4 / 4
» Online Estimation of Architectural Vulnerability Factor for ...
Sort
View
DAC
2005
ACM
13 years 7 months ago
Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits
Reliability of nanometer circuits is becoming a major concern in today’s VLSI chip design due to interferences from multiple noise sources as well as radiation-induced soft erro...
Chong Zhao, Yi Zhao, Sujit Dey