26 search results - page 6 / 6 » Optimal Path Planning under Temporal Logic Constraints |
DAC
2007
ACM
14 years 6 months ago
2007
ACM
This paper presents a variation resilient circuit design technique for maintaining parametric yield of design under inherent variation in process parameters. We propose to utilize...