Sciweavers

14 search results - page 3 / 3
» Optimal Sequencing Energy Allocation for CMOS Integrated Sys...
Sort
View
ISLPED
2010
ACM
170views Hardware» more  ISLPED 2010»
13 years 5 months ago
Low-power sub-threshold design of secure physical unclonable functions
The unique and unpredictable nature of silicon enables the use of physical unclonable functions (PUFs) for chip identification and authentication. Since the function of PUFs depen...
Lang Lin, Daniel E. Holcomb, Dilip Kumar Krishnapp...
CASES
2009
ACM
13 years 12 months ago
Towards scalable reliability frameworks for error prone CMPs
As technology scales and the energy of computation continually approaches thermal equilibrium [1,2], parameter variations and noise levels will lead to larger error rates at vario...
Joseph Sloan, Rakesh Kumar
VLSID
2007
IEEE
206views VLSI» more  VLSID 2007»
14 years 5 months ago
MAX: A Multi Objective Memory Architecture eXploration Framework for Embedded Systems-on-Chip
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
VTC
2008
IEEE
113views Communications» more  VTC 2008»
13 years 11 months ago
Non-Linear UWB Receivers with MLSE Post-Detection
— A wireless body area network with an average throughput of 500 kbps is considered based on ultra-wideband (UWB) pulse position modulation. For a long battery autonomy ultra low...
Florian Troesch, Thomas Zasowski, Armin Wittneben