Sciweavers

60 search results - page 3 / 12
» Optimal WCET-aware code selection for scratchpad memory
Sort
View
CASES
2010
ACM
13 years 3 months ago
Fine-grain dynamic instruction placement for L0 scratch-pad memory
We present a fine-grain dynamic instruction placement algorithm for small L0 scratch-pad memories (spms), whose unit of transfer can be an individual instruction. Our algorithm ca...
JongSoo Park, James D. Balfour, William J. Dally
DATE
2010
IEEE
197views Hardware» more  DATE 2010»
13 years 7 days ago
Compilation of stream programs for multicore processors that incorporate scratchpad memories
The stream processing characteristics of many embedded system applications in multimedia and networking domains have led to the advent of stream based programming formats. Several ...
Weijia Che, Amrit Panda, Karam S. Chatha
CASES
2003
ACM
13 years 10 months ago
Compiler-decided dynamic memory allocation for scratch-pad based embedded systems
This paper presents a highly predictable, low overhead and yet dynamic, memory allocation strategy for embedded systems with scratch-pad memory. A scratch-pad is a fast compiler-m...
Sumesh Udayakumaran, Rajeev Barua
CASES
2007
ACM
13 years 9 months ago
Fragment cache management for dynamic binary translators in embedded systems with scratchpad
Dynamic binary translation (DBT) has been used to achieve numerous goals (e.g., better performance) for general-purpose computers. Recently, DBT has also attracted attention for e...
José Baiocchi, Bruce R. Childers, Jack W. D...
ASPDAC
2005
ACM
116views Hardware» more  ASPDAC 2005»
13 years 7 months ago
On combining iteration space tiling with data space tiling for scratch-pad memory systems
Abstract— Most previous studies on tiling concentrate on iteration space only for cache-based memory systems. However, more and more real-time embedded systems are adopting Scrat...
Chunhui Zhang, Fadi J. Kurdahi