2 search results - page 1 / 1 » Optimizing NUCA Organizations and Wiring Alternatives for La... |
MICRO
2007
IEEE
13 years 11 months ago
2007
IEEE
A significant part of future microprocessor real estate will be dedicated to L2 or L3 caches. These on-chip caches will heavily impact processor performance, power dissipation, a...
ISCA
2007
IEEE
13 years 11 months ago
2007
IEEE
The ever increasing sizes of on-chip caches and the growing domination of wire delay necessitate significant changes to cache hierarchy design methodologies. Many recent proposal...