Sciweavers

60 search results - page 11 / 12
» Parallel CABAC for low power video coding
Sort
View
ICMCS
2008
IEEE
168views Multimedia» more  ICMCS 2008»
13 years 11 months ago
A co-design platform for algorithm/architecture design exploration
The efficient implementation of multimedia algorithms, for the ever increasing complexity of the specifications and the emergence of the new generation of processing platforms c...
Christophe Lucarz, Marco Mattavelli, Julien Dubois
ICA3PP
2010
Springer
13 years 10 months ago
Accelerating Euler Equations Numerical Solver on Graphics Processing Units
Abstract. Finite volume numerical methods have been widely studied, implemented and parallelized on multiprocessor systems or on clusters. Modern graphics processing units (GPU) pr...
Pierre Kestener, Frédéric Chât...
EUROSYS
2010
ACM
14 years 2 months ago
A Comprehensive Scheduler for Asymmetric Multicore Systems
Symmetric-ISA (instruction set architecture) asymmetricperformance multicore processors were shown to deliver higher performance per watt and area for codes with diverse architect...
Juan Carlos Saez, Manuel Prieto Matias, Alexandra ...
ICC
2007
IEEE
122views Communications» more  ICC 2007»
13 years 11 months ago
Evaluation of Clipped-OFDM and SC/FDE Alternatives for Block Transmission Using Iterative Receiver Techniques
— A CP-assisted (Cyclic Prefix) block transmission is widely accepted as a good choice for future mobile systems, taking advantage of low-cost, flexible, FFT-based (Fast Fourie...
Paulo Torres, António Gusmão
IEEEPACT
2007
IEEE
13 years 11 months ago
A Flexible Heterogeneous Multi-Core Architecture
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...
Miquel Pericàs, Adrián Cristal, Fran...