Sciweavers

33 search results - page 7 / 7
» Parallel controller synthesis from a Petri net specification
Sort
View
LCTRTS
2010
Springer
13 years 3 months ago
Translating concurrent action oriented specifications to synchronous guarded actions
Concurrent Action-Oriented Specifications (CAOS) model the behavior of a synchronous hardware circuit as asynchronous guarded at an abstraction level higher than the Register Tran...
Jens Brandt, Klaus Schneider, Sandeep K. Shukla
VLSID
2003
IEEE
183views VLSI» more  VLSID 2003»
14 years 5 months ago
Design of a 2D DCT/IDCT application specific VLIW processor supporting scaled and sub-sampled blocks
We present an innovative design of an accurate, 2D DCT IDCT processor, which handles scaled and sub-sampled input blocks efficiently. In the IDCT mode, the latency of the processo...
Rohini Krishnan, Om Prakash Gangwal, Jos T. J. van...
RAS
2008
80views more  RAS 2008»
13 years 4 months ago
Motion design and learning of autonomous robots based on primitives and heuristic cost-to-go
The task of trajectory design of autonomous vehicles is typically two-fold. First, it needs to take into account the intrinsic dynamics of the vehicle, which are sometimes termed ...
Keyong Li, Raffaello D'Andrea