Sciweavers

52 search results - page 11 / 11
» Peak to Average Power Reduction for Low-Power OFDM Systems
Sort
View
GLVLSI
2005
IEEE
124views VLSI» more  GLVLSI 2005»
13 years 11 months ago
A first look at the interplay of code reordering and configurable caches
The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache’s high impact on system performance and power, and because of th...
Ann Gordon-Ross, Frank Vahid, Nikil Dutt
ISCA
2003
IEEE
157views Hardware» more  ISCA 2003»
13 years 10 months ago
Pipeline Damping: A Microarchitectural Technique to Reduce Inductive Noise in Supply Voltage
Scaling of CMOS technology causes the power supply voltages to fall and supply currents to rise at the same time as operating speeds are increasing. Falling supply voltages cause ...
Michael D. Powell, T. N. Vijaykumar