Sciweavers

70 search results - page 14 / 14
» Performance-Driven Interconnect Global Routing
Sort
View
DSD
2002
IEEE
96views Hardware» more  DSD 2002»
13 years 9 months ago
Networks on Silicon: Blessing or Nightmare?
Continuing VLSI technology scaling raises several deep submicron (DSM) problems like relatively slow interconnect, power dissipation and distribution, and signal integrity. Those ...
Paul Wielage, Kees G. W. Goossens
DATE
2006
IEEE
87views Hardware» more  DATE 2006»
13 years 11 months ago
Thermal resilient bounded-skew clock tree optimization methodology
The existence of non-uniform thermal gradients on the substrate in high performance IC’s can significantly impact the performance of global on-chip interconnects. This issue is...
Ashutosh Chakraborty, Prassanna Sithambaram, Karth...
ECUMN
2004
Springer
13 years 10 months ago
A Hybrid Overlay Topology for Wide Area Multicast Sessions
Abstract. MPNT (Multicast Proxies NeTwork) is an overlay architecture that was first conceived to provide multicast access to unicast-only users, like TutTelNet distant students. ...
Rédouane Benaini, Karim Sbata, Pierre Vince...
CONEXT
2010
ACM
13 years 2 months ago
The Internet is flat: modeling the transition from a transit hierarchy to a peering mesh
Recent measurements and anecdotal evidence indicate that the Internet ecosystem is rapidly evolving from a multi-tier hierarchy built mostly with transit (customer-provider) links...
Amogh Dhamdhere, Constantine Dovrolis
TCAD
2008
99views more  TCAD 2008»
13 years 4 months ago
MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs
In this paper, we present a new multipacking-tree (MP-tree) representation for macro placements to handle modern mixed-size designs with large macros and high chip utilization rate...
Tung-Chieh Chen, Ping-Hung Yuh, Yao-Wen Chang, Few...