Sciweavers

18 search results - page 2 / 4
» Pointer cache assisted prefetching
Sort
View
IEEEINTERACT
2003
IEEE
13 years 11 months ago
Compiler Support for Dynamic Speculative Pre-Execution
Speculative pre-execution is a promising prefetching technique which uses an auxiliary assisting thread in addition to the main program flow. A prefetching thread (p-thread), whic...
Won Woo Ro, Jean-Luc Gaudiot
HPCA
2002
IEEE
14 years 6 months ago
Quantifying Load Stream Behavior
The increasing performance gap between processors and memory will force future architectures to devote significant resources towards removing and hiding memory latency. The two ma...
Suleyman Sair, Timothy Sherwood, Brad Calder
EUROIMSA
2006
299views Multimedia» more  EUROIMSA 2006»
13 years 7 months ago
Behavior Modeling using Bigram Frequencies for Client-Side Link Prefetching
The perceived latency for a user surfing the Internet is the target of a transparent and speculative algorithm that relies on a user behavior model. The model is based on past use...
Apostolos Georgakis, Haibo Li, Mihaela Gordan
ISCA
1999
IEEE
87views Hardware» more  ISCA 1999»
13 years 10 months ago
Memory Forwarding: Enabling Aggressive Layout Optimizations by Guaranteeing the Safety of Data Relocation
By optimizing data layout at run-time, we can potentially enhance the performance of caches by actively creating spatial locality, facilitating prefetching, and avoiding cache con...
Chi-Keung Luk, Todd C. Mowry
HPCC
2009
Springer
13 years 10 months ago
On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors
Usual cache optimisation techniques for high performance computing are difficult to apply in embedded VLIW applications. First, embedded applications are not always well structur...
Samir Ammenouche, Sid Ahmed Ali Touati, William Ja...