Sciweavers

142 search results - page 29 / 29
» Predictable programming on a precision timed architecture
Sort
View
ISCA
2002
IEEE
91views Hardware» more  ISCA 2002»
13 years 10 months ago
Slack: Maximizing Performance Under Technological Constraints
Many emerging processor microarchitectures seek to manage technological constraints (e.g., wire delay, power, and circuit complexity) by resorting to nonuniform designs that provi...
Brian A. Fields, Rastislav Bodík, Mark D. H...
ICS
1999
Tsinghua U.
13 years 9 months ago
Software trace cache
—This paper explores the use of compiler optimizations which optimize the layout of instructions in memory. The target is to enable the code to make better use of the underlying ...
Alex Ramírez, Josep-Lluis Larriba-Pey, Carl...