ISCA 2002 - PDF Preprint Papers

ISCA 2002 International Symposium on Computer Architecture

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISCA-2002 Paper

click to vote

ISCA
2002
IEEE

174views Hardware» more ISCA 2002»

Efficient Task Partitioning Algorithms for Distributed Shared Memory Systems

13 years 4 months ago

Download cs.ua.edu

In this paper, we consider the tree task graphs which arise from many important programming paradigms such as divide and conquer, branch and bound etc., and the linear task-graphs...

Sibabrata Ray, Hong Jiang

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	174	Efficient Task Partitioning Algorithms for Distributed Shared Memory Systems	claim
2	159	Avoiding Initialization Misses to the Heap	claim
3	141	SADL: Simulation Architecture Description Language	claim
4	128	Detailed Design and Evaluation of Redundant Multithreading Alternatives	claim
5	127	The Optimum Pipeline Depth for a Microprocessor	claim
6	123	Going the Distance for TLB Prefetching: An Application-Driven Study	claim
7	115	ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors	claim
8	115	SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery	claim
9	112	Drowsy Caches: Simple Techniques for Reducing Leakage Power	claim
10	108	The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays	claim
11	108	A Scalable Instruction Queue Design Using Dependence Chains	claim
12	105	Tarantula: A Vector Extension to the Alpha Architecture	claim
13	105	Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors	claim
14	104	Using a User-Level Memory Thread for Correlation Prefetching	claim
15	104	Speculative Dynamic Vectorization	claim
16	103	Efficient Dynamic Scheduling Through Tag Elimination	claim
17	102	Implementing Optimizations at Decode Time	claim
18	96	Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines	claim
19	95	An Instruction Set and Microarchitecture for Instruction Level Distributed Processing	claim
20	95	Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor	claim
21	93	Transient-Fault Recovery Using Simultaneous Multithreading	claim
22	91	Slack: Maximizing Performance Under Technological Constraints	claim
23	82	Increasing Processor Performance by Implementing Deeper Pipelines	claim
24	82	Queue Pair IP: A Hybrid Architecture for System Area Networks	claim
25	80	A Large, Fast Instruction Window for Tolerating Cache Misses	claim
26	68	Timekeeping in the Memory System: Predicting and Optimizing Memory Behavior	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers