Sciweavers

15 search results - page 1 / 3
» Predicting Faults from Cached History
Sort
View
ICSE
2007
IEEE-ACM
14 years 4 months ago
Predicting Faults from Cached History
We analyze the version history of 7 software systems to predict the most fault prone entities and files. The basic assumption is that faults do not occur in isolation, but rather ...
Sunghun Kim, Thomas Zimmermann, E. James Whitehead...
TPDS
2010
125views more  TPDS 2010»
12 years 11 months ago
Dealing with Transient Faults in the Interconnection Network of CMPs at the Cache Coherence Level
The importance of transient faults is predicted to grow due to current technology trends of increased scale of integration. One of the components that will be significantly affecte...
Ricardo Fernández Pascual, José M. G...
ICSE
2009
IEEE-ACM
13 years 9 months ago
Predicting faults using the complexity of code changes
Predicting the incidence of faults in code has been commonly associated with measuring complexity. In this paper, we propose complexity metrics that are based on the code change p...
Ahmed E. Hassan
ISCA
1999
IEEE
187views Hardware» more  ISCA 1999»
13 years 8 months ago
Area Efficient Architectures for Information Integrity in Cache Memories
Information integrity in cache memories is a fundamental requirement for dependable computing. Conventional architectures for enhancing cache reliability using check codes make it...
Seongwoo Kim, Arun K. Somani
EDCC
2006
Springer
13 years 8 months ago
SEU Mitigation Techniques for Microprocessor Control Logic
The importance of fault tolerance at the processor architecture level has been made increasingly important due to rapid advancements in the design and usage of high performance de...
T. S. Ganesh, Viswanathan Subramanian, Arun K. Som...