Sciweavers

33 search results - page 6 / 7
» Predicting MPI Buffer Addresses
Sort
View
IEEEPACT
2009
IEEE
14 years 5 months ago
Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors
Translation Lookaside Buffers (TLBs) are a staple in modern computer systems and have a significant impact on overall system performance. Numerous prior studies have addressed TL...
Abhishek Bhattacharjee, Margaret Martonosi
CLUSTER
2001
IEEE
14 years 2 months ago
Semi-Continuous Transmission for Cluster-Based Video Servers
With advances in storage technology, the ability to provide client end storage for continuous media applications has become a possibility. Transmission of data in cluster based mu...
Sandy Irani, Nalini Venkatasubramanian
ISCA
1999
IEEE
124views Hardware» more  ISCA 1999»
14 years 3 months ago
The Block-Based Trace Cache
The trace cache is a recently proposed solution to achieving high instruction fetch bandwidth by buffering and reusing dynamic instruction traces. This work presents a new block-b...
Bryan Black, Bohuslav Rychlik, John Paul Shen
HPCA
2008
IEEE
14 years 11 months ago
EXCES: External caching in energy saving storage systems
Power consumption within the disk-based storage subsystem forms a substantial portion of the overall energy footprint in commodity systems. Researchers have proposed external cach...
Luis Useche, Jorge Guerra, Medha Bhadkamkar, Mauri...
LCTRTS
2009
Springer
14 years 5 months ago
Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)
Instruction fetch behavior has been shown to be very regular and predictable, even for diverse application areas. In this work, we propose the Lookahead Instruction Fetch Engine (...
Stephen Roderick Hines, Yuval Peress, Peter Gavin,...