Sciweavers

57 search results - page 12 / 12
» Predictive Decoding for Delay Reduction in Video Communicati...
Sort
View
CODES
2006
IEEE
13 years 11 months ago
A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control
When designing a System-on-Chip (SoC) using a Networkon-Chip (NoC), silicon area and power consumption are two key elements to optimize. A dominant part of the NoC area and power ...
Martijn Coenen, Srinivasan Murali, Andrei Radulesc...
DATE
2010
IEEE
175views Hardware» more  DATE 2010»
13 years 9 months ago
Approximate logic synthesis for error tolerant applications
─ Error tolerance formally captures the notion that – for a wide variety of applications including audio, video, graphics, and wireless communications – a defective chip that...
Doochul Shin, Sandeep K. Gupta