CODES 2006 - PDF Preprint Papers

CODES 2006 International Workshop on Hardware/Software Co-Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed CODES-2006 Paper

click to vote

CODES
2006
IEEE

184views Software Engineering» more CODES 2006»

Creation and utilization of a virtual platform for embedded software optimization: : an industrial case study

13 years 10 months ago

Download www.cecs.uci.edu

Virtual platform (ViP), or ESL (Electronic System Level) simulation model, is one of the most widely renowned system level design techniques. In this paper, we present a case stud...

Sungpack Hong, Sungjoo Yoo, Sheayun Lee, Sangwoo L...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Related Conferences

Id	Views	Title	Status

1	184	Creation and utilization of a virtual platform for embedded software optimization: : an industrial case study	claim
2	183	Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications	claim
3	179	The pipeline decomposition tree: : an analysis tool for multiprocessor implementation of image processing applications	claim
4	170	A run-time, feedback-based energy estimation model For embedded devices	claim
5	160	Key technologies for the next generation wireless communications	claim
6	158	A multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation	claim
7	158	Automatic phase detection for stochastic on-chip traffic generation	claim
8	151	System-level power-performance trade-offs in bus matrix communication architecture synthesis	claim
9	149	Design space exploration of real-time multi-media MPSoCs with heterogeneous scheduling policies	claim
10	147	Yield prediction for architecture exploration in nanometer technology nodes: : a model and case study for memory organizations	claim
11	147	Layout aware design of mesh based NoC architectures	claim
12	146	Accurate yet fast modeling of real-time communication	claim
13	143	Application specific forwarding network and instruction encoding for multi-pipe ASIPs	claim
14	142	Generic netlist representation for system and PE level design exploration	claim
15	142	Integrated analysis of communicating tasks in MPSoCs	claim
16	135	Automatic run-time extraction of communication graphs from multithreaded applications	claim
17	135	Architectural support for safe software execution on embedded processors	claim
18	132	Retargetable code optimization with SIMD instructions	claim
19	131	Challenges in exploitation of loop parallelism in embedded applications	claim
20	131	Phase guided sampling for efficient parallel application simulation	claim
21	126	A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH	claim
22	125	Bounded arbitration algorithm for QoS-supported on-chip communication	claim
23	123	Automatic selection of application-specific instruction-set extensions	claim
24	122	Fuzzy decision making in embedded system design	claim
25	120	SHAPES: : a tiled scalable software hardware architecture platform for embedded systems	claim
26	118	Multi-processor system design with ESPAM	claim
27	118	Heterogeneous multiprocessor implementations for JPEG: : a case study	claim
28	117	Resource virtualization in real-time CORBA middleware	claim
29	116	Streamroller: : automatic synthesis of prescribed throughput accelerator pipelines	claim
30	116	A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control	claim
31	114	Automatic generation of transaction level models for rapid design space exploration	claim
32	113	A bus architecture for crosstalk elimination in high performance processor design	claim
33	110	TLM/network design space exploration for networked embedded systems	claim
34	110	Application-specific workload shaping in multimedia-enabled personal mobile devices	claim
35	109	Droplet-trace-based array partitioning and a pin assignment algorithm for the automated design of digital microfluidic biochips	claim
36	108	Hardware assisted pre-emptive control flow checking for embedded processors to improve reliability	claim
37	108	A formal approach to robustness maximization of complex heterogeneous embedded systems	claim
38	108	Increasing hardware efficiency with multifunction loop accelerators	claim
39	105	Methodology for attack on a Java-based PDA	claim
40	104	Demand paging for OneNANDTM Flash eXecute-in-place	claim
41	103	Thermal-aware high-level synthesis based on network flow method	claim
42	101	Floorplan driven leakage power aware IP-based SoC design space exploration	claim
43	101	Battery discharge aware energy feasibility analysis	claim
44	83	Increasing the throughput of an adaptive router in network-on-chip (NoC)	claim
45	81	Hardware based frequency/voltage control of voltage frequency island systems	claim
46	77	Efficient computation of buffer capacities for multi-rate real-time systems with back-pressure	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers