Sciweavers

44 search results - page 4 / 9
» Programmable Hardware Implementation for the Median-Rational...
Sort
View
FPGA
1999
ACM
130views FPGA» more  FPGA 1999»
13 years 10 months ago
Hybrid Product Term and LUT Based Architectures Using Embedded Memory Blocks
The Embedded System Block (ESB) of the APEX20K programmable logic device family from Altera Corporation includes the capability of implementing product term macrocells in addition...
Frank Heile, Andrew Leaver
CGF
2002
156views more  CGF 2002»
13 years 5 months ago
Object Space EWA Surface Splatting: A Hardware Accelerated Approach to High Quality Point Rendering
Elliptical weighted average (EWA) surface splatting is a technique for high quality rendering of point-sampled 3D objects. EWA surface splatting renders water-tight surfaces of co...
Liu Ren, Hanspeter Pfister, Matthias Zwicker
ISCAS
1999
IEEE
177views Hardware» more  ISCAS 1999»
13 years 10 months ago
Obtaining digital gradient signals for analog adaptive filters
Analog adaptive filters with digitally programmable coefficients can provide speed, power, and area advantages over digital adaptive filters while overcoming the dc offset problem...
Anthony Chan Carusone, David A. Johns
GECCO
2007
Springer
268views Optimization» more  GECCO 2007»
13 years 11 months ago
Synthesis of analog filters on an evolvable hardware platform using a genetic algorithm
This work presents a novel approach to filter synthesis on a field programmable analog array (FPAA) architecture using a genetic algorithm (GA). First, a Matlab model of the FPA...
Joachim Becker, Stanis Trendelenburg, Fabian Henri...
ICIP
1995
IEEE
14 years 7 months ago
Parallel programmable video co-processor design
Modern video applications call for computationally intensive data processing at very high data rate. In order to meet the high-performance/low-cost constraints, the stateof-the-ar...
An-Yeu Wu, K. J. Ray Liu, Arun Raghupathy, Shang-C...