Sciweavers

70 search results - page 2 / 14
» Rapidly Exploring Application Design Through Speed Dating
Sort
View
DATE
2002
IEEE
206views Hardware» more  DATE 2002»
13 years 10 months ago
Accurate Area and Delay Estimators for FPGAs
We present an area and delay estimator in the context of a compiler that takes in high level signal and image processing applications described in MATLAB and performs automatic de...
Anshuman Nayak, Malay Haldar, Alok N. Choudhary, P...
DATE
2010
IEEE
159views Hardware» more  DATE 2010»
13 years 10 months ago
A rapid prototyping system for error-resilient multi-processor systems-on-chip
—Static and dynamic variations, which have negative impact on the reliability of microelectronic systems, increase with smaller CMOS technology. Thus, further downscaling is only...
Matthias May, Norbert Wehn, Abdelmajid Bouajila, J...
DATE
2005
IEEE
278views Hardware» more  DATE 2005»
13 years 11 months ago
Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation
Designers of factory automation applications increasingly demand for tools for rapid prototyping of hardware extensions to existing systems and verification of resulting behavior...
Franco Fummi, Mirko Loghi, Stefano Martini, Marco ...
DATE
2003
IEEE
117views Hardware» more  DATE 2003»
13 years 11 months ago
Exploring SW Performance Using SoC Transaction-Level Modeling
This paper presents VISTA, a new methodology and tool dedicated to analyse system level performance by executing full-scale SW application code on a transaction-level model of the...
Imed Moussa, Thierry Grellier, Giang Nguyen
DATE
1999
IEEE
147views Hardware» more  DATE 1999»
13 years 10 months ago
Efficient BIST Hardware Insertion with Low Test Application Time for Synthesized Data Paths
In this paper, new and efficient BIST methodology and BIST hardware insertion algorithms are presented for RTL data paths obtained from high level synthesis. The methodology is ba...
Nicola Nicolici, Bashir M. Al-Hashimi