Sciweavers

174 search results - page 35 / 35
» Reclocking for high-level synthesis
Sort
View
FMCAD
2007
Springer
13 years 9 months ago
Transaction Based Modeling and Verification of Hardware Protocols
Modeling hardware through atomic guard/action transitions with interleaving semantics is popular, owing to the conceptual clarity of modeling and verifying the high level behavior ...
Xiaofang Chen, Steven M. German, Ganesh Gopalakris...
COST
2008
Springer
122views Multimedia» more  COST 2008»
13 years 7 months ago
Articulatory Speech Re-synthesis: Profiting from Natural Acoustic Speech Data
The quality of static phones (e.g. vowels, fricatives, nasals, laterals) generated by articulatory speech synthesizers has reached a high level in the last years. Our goal is to ex...
Dominik Bauer, Jim Kannampuzha, Bernd J. Krög...
IJVR
2006
199views more  IJVR 2006»
13 years 5 months ago
Interactive Virtual Humans in Real-Time Virtual Environments
In this paper, we will present an overview of existing research in the vast area of IVH systems. We will also present our ongoing work on improving the expressive capabilities of I...
Nadia Magnenat-Thalmann, Arjan Egges
DATE
2004
IEEE
175views Hardware» more  DATE 2004»
13 years 9 months ago
Breaking Instance-Independent Symmetries in Exact Graph Coloring
Code optimization and high level synthesis can be posed as constraint satisfaction and optimization problems, such as graph coloring used in register allocation. Graph coloring is...
Arathi Ramani, Fadi A. Aloul, Igor L. Markov, Kare...