Sciweavers

12 search results - page 3 / 3
» Reducing Operand Transport Complexity of Superscalar Process...
Sort
View
ICCD
2003
IEEE
121views Hardware» more  ICCD 2003»
14 years 2 months ago
Distributed Reorder Buffer Schemes for Low Power
We consider several approaches for reducing the complexity and power dissipation in processors that use separate register file to maintain the commited register values. The first ...
Gurhan Kucuk, Oguz Ergin, Dmitry Ponomarev, Kanad ...
IEEEPACT
2008
IEEE
13 years 11 months ago
Exploiting loop-dependent stream reuse for stream processors
The memory access limits the performance of stream processors. By exploiting the reuse of data held in the Stream Register File (SRF), an on-chip storage, the number of memory acc...
Xuejun Yang, Ying Zhang, Jingling Xue, Ian Rogers,...