Sciweavers

17 search results - page 4 / 4
» Refereeing conflicts in hardware transactional memory
Sort
View
MICRO
2010
IEEE
170views Hardware» more  MICRO 2010»
13 years 2 months ago
Tolerating Concurrency Bugs Using Transactions as Lifeguards
Abstract--Parallel programming is hard, because it is impractical to test all possible thread interleavings. One promising approach to improve a multi-threaded program's relia...
Jie Yu, Satish Narayanasamy
PPOPP
2010
ACM
14 years 2 months ago
NOrec: streamlining STM by abolishing ownership records
Drawing inspiration from several previous projects, we present an ownership-record-free software transactional memory (STM) system that combines extremely low overhead with unusua...
Luke Dalessandro, Michael F. Spear, Michael L. Sco...