Sciweavers

41 search results - page 2 / 9
» Reliable Fault Diagnosis with Few Tests
Sort
View
DAC
2007
ACM
14 years 6 months ago
Scan Test Planning for Power Reduction
Many STUMPS architectures found in current chip designs allow disabling of individual scan chains for debug and diagnosis. In a recent paper it has been shown that this feature can...
Christian G. Zoellin, Hans-Joachim Wunderlich, Jen...
IEEEARES
2006
IEEE
13 years 11 months ago
Application of the Digraph Method in System Fault Diagnostics
There is an increasing demand for highly reliable systems in the safety conscious climate of today’s world. When a fault does occur there are two desirable outcomes. Firstly, de...
E. M. Kelly, L. M. Bartlett
VLSID
2001
IEEE
82views VLSI» more  VLSID 2001»
14 years 6 months ago
Efficient Signature-Based Fault Diagnosis Using Variable Size Windows
A technique for signature based diagnosis using windows of different sizes is presented. It allows to obtain increased diagnostic information from a given test at a lower cost, wi...
Thomas Clouqueur, Ozen Ercevik, Kewal K. Saluja, H...
CEC
2010
IEEE
13 years 4 months ago
A binary Particle Swarm Optimization approach to fault diagnosis in parallel and distributed systems
— The efficient diagnosis of hardware and software faults in parallel and distributed systems remains a challenge in today’s most prolific decentralized environments. System-...
Rafael Falcón, Marcio Almeida, Amiya Nayak
ISCAS
2003
IEEE
167views Hardware» more  ISCAS 2003»
13 years 11 months ago
The multi-level paradigm for distributed fault detection in networks with unreliable processors
In this paper, we study the effectiveness of the multilevel paradigm in considerably reducing the diagnosis latency of distributed algorithms for fault detection in networks with ...
Krishnaiyan Thulasiraman, Ming-Shan Su, V. Goel