Sciweavers

9 search results - page 2 / 2
» Residue Arithmetic Circuits Based on Signed-Digit Number Rep...
Sort
View
ISLPED
1995
ACM
113views Hardware» more  ISLPED 1995»
13 years 9 months ago
Low delay-power product CMOS design using one-hot residue coding
: CMOS implementations of arithmetic units for One-Hot Residue encoded operands are presented. They are shown to reduce the delay-power product of conventional, fully-encoded desig...
William A. Chren Jr.
DATE
1999
IEEE
134views Hardware» more  DATE 1999»
13 years 9 months ago
Verifying Imprecisely Working Arithmetic Circuits
If real number calculations are implemented as circuits, only a limited preciseness can be obtained. Hence, formal verification can not be used to prove the equivalence between th...
Michaela Huhn, Klaus Schneider, Thomas Kropf, Geor...
IOLTS
2005
IEEE
125views Hardware» more  IOLTS 2005»
13 years 11 months ago
Design of a Self Checking Reed Solomon Encoder
— In this paper, an innovative self-checking Reed Solomon encoder architecture is described. The presented architecture exploits some properties of the arithmetic operations in G...
Gian-Carlo Cardarilli, Salvatore Pontarelli, Marco...
FCCM
1999
IEEE
111views VLSI» more  FCCM 1999»
13 years 9 months ago
Optimizing FPGA-Based Vector Product Designs
This paper presents a method, called multiple constant multiplier trees MCMTs, for producing optimized recon gurable hardware implementations of vector products. An algorithm for ...
Dan Benyamin, John D. Villasenor, Wayne Luk