Sciweavers

17 search results - page 3 / 4
» Reusable Internal Hardware Templates
Sort
View
ASM
2008
ASM
13 years 7 months ago
Using EventB to Create a Virtual Machine Instruction Set Architecture
A Virtual Machine (VM) is a program running on a conventional microprocessor that emulates the binary instruction set, registers, and memory space of an idealized computing machine...
Stephen Wright
DATE
2007
IEEE
109views Hardware» more  DATE 2007»
13 years 11 months ago
Area optimization of multi-cycle operators in high-level synthesis
Conventional high-level synthesis algorithms usually employ multi-cycle operators to reduce the cycle length in order to improve the circuit performance. These operators need seve...
María C. Molina, Rafael Ruiz-Sautua, Jose M...
ECBS
2000
IEEE
155views Hardware» more  ECBS 2000»
13 years 9 months ago
A Component-Driven Architecture for Internet-Based, Directly Reactive Information Systems
In this paper we focus on the architecture-based development of what we call directly reactive information systems on the Internet. These systems exhibit full content management o...
René Stolle, Wilhelm Rossak, Vassilka Kirov...
DAC
2004
ACM
14 years 6 months ago
Modular scheduling of guarded atomic actions
A modular synthesis flow is essential for a scalable and hierarchical design methodology. This paper considers a particular modular flow where each module has interface methods an...
Daniel L. Rosenband, Arvind
ATAL
1995
Springer
13 years 9 months ago
The Architecture of an Agent Building Shell
The agent view provides maybe the right level of abstraction for dealing with complex, distribblem-solving systems. It abstracts from aspects like the hardware or software platfor...
Mihai Barbuceanu, Mark S. Fox