Sciweavers

897 search results - page 3 / 180
» Reuse, Validation and Verification of System Development Pro...
Sort
View
SAC
2010
ACM
13 years 5 months ago
Graph-based verification of static program constraints
Software artifacts usually have static program constraints and these constraints should be satisfied in each reuse. In addition to this, the developers are also required to satisf...
Selim Ciraci, Pim van den Broek, Mehmet Aksit
AAAI
2000
13 years 6 months ago
The Systems Engineering Process Activities (SEPA) Methodology and Tool Suite
or cone, abstraction is chosen to represent a spectrum of user inputs/requirements that are narrowed, refined, and structured into a system design. User inputs require refinement f...
K. Suzanne Barber, Thomas J. Graser, Paul Grisham,...
WSC
2007
13 years 7 months ago
Verification and validation of simulation models
In this paper we discuss verification and validation of simulation models. Four different approaches to deciding model validity are described; two different paradigms that relate ...
Robert G. Sargent
DATE
2004
IEEE
138views Hardware» more  DATE 2004»
13 years 9 months ago
Microarchitecture Development via Metropolis Successive Platform Refinement
Productivity data for IC designs indicates an exponential increase in design time and cost with the number of elements that are to be included in a device. Present applications re...
Douglas Densmore, Sanjay Rekhi, Alberto L. Sangiov...
BMCBI
2007
129views more  BMCBI 2007»
13 years 5 months ago
A novel approach to sequence validating protein expression clones with automated decision making
Background: Whereas the molecular assembly of protein expression clones is readily automated and routinely accomplished in high throughput, sequence verification of these clones i...
Elena Taycher, Andreas Rolfs, Yanhui Hu, Dongmei Z...