Sciweavers

261 search results - page 3 / 53
» SAT-Based Algorithms for Logic Minimization
Sort
View
APWEB
2011
Springer
13 years 24 days ago
A Tableau Algorithm for Paraconsistent and Nonmonotonic Reasoning in Description Logic-Based System
This paper proposes a paraconsistent and nonmonotonic extension of description logic by planting a nonmonotonic mechanism called minimal inconsistency in paradoxical description lo...
Xiaowang Zhang, Zuoquan Lin, Kewen Wang
CDES
2006
106views Hardware» more  CDES 2006»
13 years 7 months ago
A Novel Essential Prime Implicant Identification Method for Exact Direct Cover Logic Minimization
- Most of the direct-cover Boolean minimization techniques use a four step cyclic algorithm. First, the algorithm chooses an On-minterm; second, it generates the set of prime impli...
Sirzat Kahramanli, Suleyman Tosun
DAC
1996
ACM
13 years 10 months ago
Espresso-HF: A Heuristic Hazard-Free Minimizer for Two-Level Logic
-- We present a new heuristic algorithm for hazard-free minimization of two-level logic. On nearly all examples, the algorithm finds an exactly minimum-cost cover. It also solves s...
Michael Theobald, Steven M. Nowick, Tao Wu
LICS
2002
IEEE
13 years 10 months ago
Semantic Minimization of 3-Valued Propositional Formulae
This paper presents an algorithm for a non-standard logicminimization problem that arises in £ -valued propositional logic. The problem is motivated by the potential for obtainin...
Thomas W. Reps, Alexey Loginov, Shmuel Sagiv
DAC
2005
ACM
13 years 7 months ago
TCAM enabled on-chip logic minimization
This paper presents an efficient hardware architecture of an on-chip logic minimization coprocessor. The proposed architecture employs TCAM cells to provide fastest and memory eï¬...
Seraj Ahmad, Rabi N. Mahapatra