2 search results - page 1 / 1 » Scalable Hardware-Algorithms for Binary Prefix Sums |
IPPS
1999
IEEE
13 years 8 months ago
1999
IEEE
Abstract. Themain contributionof thiswork isto propose a numberof broadcastefficient VLSI architectures for computing the sum and the prefix sums of a w k-bit, k 2, binary sequenc...
IPPS
1998
IEEE
13 years 8 months ago
1998
IEEE
The task of computingbinary prefix sums (BPS, for short) arises, for example, in expression evaluation, data and storage compaction, and routing. This paper describes a scalable V...