22 search results - page 3 / 5 » Scalable Load and Store Processing in Latency Tolerant Proce... |
CODES
2010
IEEE
13 years 3 months ago
2010
IEEE
With the continuous scaling of semiconductor technology, the life-time of circuit is decreasing so that processor failure becomes an important issue in MPSoC design. A software so...
CCGRID
2004
IEEE
13 years 9 months ago
2004
IEEE
This paper describes an implementation of parallel LU factorization. The focus is to achieve high performance on non-dedicated clusters, where the number of available computing re...
HPCA
2004
IEEE
14 years 5 months ago
2004
IEEE
Modern out-of-order processors tolerate long latency memory operations by supporting a large number of inflight instructions. This is particularly useful in numerical applications...
ASAP
2002
IEEE
13 years 10 months ago
2002
IEEE
With the growth of the Internet and mobile communication industry, multimedia applications form a dominant computer workload. Media workloads are typically executed on Application...
HPCA
2006
IEEE
14 years 5 months ago
2006
IEEE
In high-end processors, increasing the number of in-flight instructions can improve performance by overlapping useful processing with long-latency accesses to the main memory. Buf...