Sciweavers

87 search results - page 18 / 18
» Scaling Application Performance on a Cache-Coherent Multipro...
Sort
View
ISVLSI
2002
IEEE
109views VLSI» more  ISVLSI 2002»
13 years 10 months ago
A Network on Chip Architecture and Design Methodology
We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NO...
Shashi Kumar, Axel Jantsch, Mikael Millberg, Johnn...
MJ
2011
288views Multimedia» more  MJ 2011»
13 years 4 days ago
Emulation-based transient thermal modeling of 2D/3D systems-on-chip with active cooling
New tendencies envisage 2D/3D Multi-Processor System-On-Chip (MPSoC) as a promising solution for the consumer electronics market. MPSoCs are complex to design, as they must execute...
Pablo Garcia Del Valle, David Atienza