Sciweavers

12 search results - page 2 / 3
» Shared Ordered Binary Decision Diagrams for Dempster-Shafer ...
Sort
View
ISMVL
2000
IEEE
98views Hardware» more  ISMVL 2000»
13 years 10 months ago
Implementation of Multiple-Output Functions Using PQMDDs
A sequential realization of multiple-output logic functions is presented. A conventional sequential realization is based on SBDDs (Shared reduced ordered Binary Decision Diagrams)...
Yukihiro Iguchi, Tsutomu Sasao, Munehiro Matsuura
DAC
2003
ACM
14 years 6 months ago
Symbolic representation with ordered function templates
Binary Decision Diagrams (BDDs) often fail to exploit sharing between Boolean functions that differ only in their support variables. In a memory circuit, for example, the function...
Amit Goel, Gagan Hasteer, Randal E. Bryant
JUCS
2010
143views more  JUCS 2010»
13 years 3 months ago
Design of Arbiters and Allocators Based on Multi-Terminal BDDs
: Assigning one (more) shared resource(s) to several requesters is a function of arbiters (allocators). This class of decision-making modules can be implemented in a number of ways...
Václav Dvorák, Petr Mikusek
DAC
2004
ACM
14 years 6 months ago
A new heuristic algorithm for reversible logic synthesis
Reversible logic has applications in many fields, including quantum computing. Synthesis techniques for reversible circuits are not well developed, even for functions with a small...
Pawel Kerntopf
FMSD
2007
110views more  FMSD 2007»
13 years 5 months ago
Exploiting interleaving semantics in symbolic state-space generation
Symbolic techniques based on Binary Decision Diagrams (BDDs) are widely employed for reasoning about temporal properties of hardware circuits and synchronous controllers. However, ...
Gianfranco Ciardo, Gerald Lüttgen, Andrew S. ...