6 search results - page 2 / 2 » Shared last-level TLBs for chip multiprocessors |
HPCA
2009
IEEE
14 years 6 months ago
2009
IEEE
In a Chip Multi-Processor (CMP) with private caches, the last level cache is statically partitioned between all the cores. This prevents such CMPs from sharing cache capacity in r...