Sciweavers

41 search results - page 8 / 9
» Simultaneous placement and scheduling of sensors
Sort
View
ADHOC
2008
111views more  ADHOC 2008»
13 years 5 months ago
MERLIN: Cross-layer integration of MAC and routing for low duty-cycle sensor networks
Sensor network MAC protocols typically sacrifice packet latency to achieve energy efficiency. Such delays may well increase due to routing protocol operation. For this reason it i...
Antonio G. Ruzzelli, Gregory M. P. O'Hare, Raja Ju...
GIS
2008
ACM
14 years 6 months ago
Low-cost orthographic imagery
Commercial aerial imagery websites, such as Google Maps, MapQuest, Microsoft Virtual Earth, and Yahoo! Maps, provide high- seamless orthographic imagery for many populated areas, ...
Peter Pesti, Jeremy Elson, Jon Howell, Drew Steedl...
DAC
2000
ACM
14 years 6 months ago
Unifying behavioral synthesis and physical design
eously demand shorter and less costly design cycles. Designing at higher levels of abstraction makes both objectives achievable, but enabling techniques like behavioral synthesis h...
William E. Dougherty, Donald E. Thomas
RSP
2007
IEEE
143views Control Systems» more  RSP 2007»
13 years 11 months ago
Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs
Multiprocessor Systems-on-Chip (MPSoCs) is a trend in VLSI design, since they minimize the “design crisis” (gap between silicon technology and actual SoC design capacity) and ...
Ewerson Carvalho, Ney Calazans, Fernando Moraes
ASPDAC
2007
ACM
131views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Fast Flip-Chip Pin-Out Designation Respin by Pin-Block Design and Floorplanning for Package-Board Codesign
Deep submicron effects drive the complication in designing chips, as well as in package designs and communications between package and board. As a result, the iterative interface d...
Ren-Jie Lee, Ming-Fang Lai, Hung-Ming Chen