Sciweavers

897 search results - page 179 / 180
» System-Level Design for FPGAs
Sort
View
ASYNC
2000
IEEE
122views Hardware» more  ASYNC 2000»
13 years 10 months ago
DUDES: A Fault Abstraction and Collapsing Framework for Asynchronous Circuits
Fault Abstraction and Collapsing Framework for Asynchronous Circuits Philip P. Shirvani, Subhasish Mitra Center for Reliable Computing Stanford University Stanford, CA Jo C. Eberge...
Philip P. Shirvani, Subhasish Mitra, Jo C. Ebergen...
GRID
2007
Springer
13 years 9 months ago
Global-scale peer-to-peer file services with DFS
The global inter-networking infrastructure that has become essential for contemporary day-to-day computing and communication tasks, has also enabled the deployment of several large...
Antony Chazapis, Georgios Tsoukalas, Georgios Veri...
CLUSTER
2004
IEEE
13 years 9 months ago
Cluster computing environment supporting single system image
Single system image(SSI) systems have been the mainstay of high-performance computing for many years. SSI requires the integration and aggregation of all types of resources in a c...
Min Choi, DaeWoo Lee, Seung Ryoul Maeng
EDCC
2006
Springer
13 years 9 months ago
SEU Mitigation Techniques for Microprocessor Control Logic
The importance of fault tolerance at the processor architecture level has been made increasingly important due to rapid advancements in the design and usage of high performance de...
T. S. Ganesh, Viswanathan Subramanian, Arun K. Som...
BMCBI
2008
133views more  BMCBI 2008»
13 years 5 months ago
SPIKE - a database, visualization and analysis tool of cellular signaling pathways
Background: Biological signaling pathways that govern cellular physiology form an intricate web of tightly regulated interlocking processes. Data on these regulatory networks are ...
Ran Elkon, Rita Vesterman, Nira Amit, Igor Ulitsky...