1 search results - page 1 / 1 » TLSync: support for multiple fast barriers using on-chip tra... |
ISCA
2011
IEEE
12 years 8 months ago
2011
IEEE
As the number of cores on a single-chip grows, scalable barrier synchronization becomes increasingly difficult to implement. In software implementations, such as the tournament ba...