Sciweavers

196 search results - page 39 / 40
» Temporal Partitioning of Communication Resources in an Integ...
Sort
View
CODES
2005
IEEE
13 years 10 months ago
SOMA: a tool for synthesizing and optimizing memory accesses in ASICs
Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOM...
Girish Venkataramani, Tiberiu Chelcea, Seth Copen ...
ICC
2007
IEEE
154views Communications» more  ICC 2007»
13 years 11 months ago
A Policy-Based Approach for Managing Ubiquitous Networks in Urban Spaces
— Modern cities are becoming increasingly networked Network Operator and the Service Providers can introduce environments and a plethora of computing equipment interacts their ow...
Antonis M. Hadjiantonis, Marinos Charalambides, Ge...
HPCA
2011
IEEE
12 years 8 months ago
MOPED: Orchestrating interprocess message data on CMPs
Future CMPs will combine many simple cores with deep cache hierarchies. With more cores, cache resources per core are fewer, and must be shared carefully to avoid poor utilization...
Junli Gu, Steven S. Lumetta, Rakesh Kumar, Yihe Su...
DAC
2001
ACM
14 years 5 months ago
Latency-Driven Design of Multi-Purpose Systems-On-Chip
Milenko Drinic UCLA Computer Science Dep. 4732 Boelter Hall Los Angeles, CA 90095-1596 milenko@cs.ucla.edu Darko Kirovski Microsoft Research One Microsoft Way Redmond, WA 98052 da...
Seapahn Meguerdichian, Milenko Drinic, Darko Kirov...
CLADE
2003
IEEE
13 years 10 months ago
vGrid: A Framework For Building Autonomic Applications
With rapid technological advances in network infrastructure, programming languages, compatible component interfaces and so many more areas, today the computational Grid has evolve...
Bithika Khargharia, Salim Hariri, Manish Parashar,...