Sciweavers

7 search results - page 2 / 2
» Test Bus Sizing for System-on-a-Chip
Sort
View
DAC
2009
ACM
13 years 9 months ago
Vicis: a reliable network for unreliable silicon
Process scaling has given designers billions of transistors to work with. As feature sizes near the atomic scale, extensive variation and wearout inevitably make margining unecono...
David Fick, Andrew DeOrio, Jin Hu, Valeria Bertacc...
HICSS
2010
IEEE
193views Biometrics» more  HICSS 2010»
13 years 11 months ago
The Topological and Electrical Structure of Power Grids
Numerous recent papers have found important relationships between network structure and risks within networks. These results indicate that network structure can dramatically affec...
Paul Hines, Seth Blumsack, E. Cotilla Sanchez, C. ...