Sciweavers

5 search results - page 1 / 1
» The Coming Wave of Multithreaded Chip Multiprocessors
Sort
View
IJPP
2007
60views more  IJPP 2007»
13 years 4 months ago
The Coming Wave of Multithreaded Chip Multiprocessors
James Laudon, Lawrence Spracklen
IEEEPACT
2009
IEEE
13 years 11 months ago
Mapping Out a Path from Hardware Transactional Memory to Speculative Multithreading
— This research demonstrates that coming support for hardware transactional memory can be leveraged to significantly reduce the cost of implementing true speculative multithread...
Leo Porter, Bumyong Choi, Dean M. Tullsen
ISPASS
2003
IEEE
13 years 10 months ago
Accelerating private-key cryptography via multithreading on symmetric multiprocessors
Achieving high performance in cryptographic processing is important due to the increasing connectivity among today’s computers. Despite steady improvements in microprocessor and...
Praveen Dongara, T. N. Vijaykumar
DATE
2007
IEEE
114views Hardware» more  DATE 2007»
13 years 11 months ago
Mapping the physical layer of radio standards to multiprocessor architectures
We are concerned with the software implementation of baseband processing for the physical layer of radio standards (“Software Defined Radio - SDR”). Given the constraints for ...
Cyprian Grassmann, Mathias Richter, Mirko Sauerman...
IPPS
2006
IEEE
13 years 10 months ago
Reducing the associativity and size of step caches in CRCW operation
Step caches are caches in which data entered to an cache array is kept valid only until the end of ongoing step of execution. Together with an advanced pipelined multithreaded arc...
M. Forsell