21 search results - page 5 / 5 » The Optimal Boundary and Regulator Design Problem for Event-... |
ET
2002
13 years 4 months ago
2002
As System on a Chip (SoC) testing faces new challenges, some new test architectures must be developed. This paper describes a Test Access Mechanism (TAM) named CASBUS that solves ...