Sciweavers

28 search results - page 2 / 6
» The PARSEC benchmark suite: characterization and architectur...
Sort
View
IPPS
1999
IEEE
13 years 9 months ago
DynBench: A Dynamic Benchmark Suite for Distributed Real-Time Systems
In this paper we present the architecture and framework for a benchmark suite that has been developed as part of the DeSiDeRaTa project. The proposed benchmark suite is representat...
Behrooz Shirazi, Lonnie R. Welch, Binoy Ravindran,...
IISWC
2006
IEEE
13 years 11 months ago
MineBench: A Benchmark Suite for Data Mining Workloads
Abstract— Data mining constitutes an important class of scientific and commercial applications. Recent advances in data extraction techniques have created vast data sets, which ...
Ramanathan Narayanan, Berkin Özisikyilmaz, Jo...
IEEEPACT
2009
IEEE
14 years 2 days ago
Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors
Translation Lookaside Buffers (TLBs) are a staple in modern computer systems and have a significant impact on overall system performance. Numerous prior studies have addressed TL...
Abhishek Bhattacharjee, Margaret Martonosi
IISWC
2006
IEEE
13 years 11 months ago
Performance Characterization of SPEC CPU2006 Integer Benchmarks on x86-64 Architecture
— As x86-64 processors become the CPU of choice for the personal computer market, it becomes increasingly important to understand the performance we can expect by migrating appli...
Dong Ye, Joydeep Ray, Christophe Harle, David R. K...
DSN
2008
IEEE
13 years 12 months ago
A characterization of instruction-level error derating and its implications for error detection
In this work, we characterize a significant source of software derating that we call instruction-level derating. Instruction-level derating encompasses the mechanisms by which co...
Jeffrey J. Cook, Craig B. Zilles