Sciweavers

22 search results - page 5 / 5
» The microarchitecture of FPGA-based soft processors
Sort
View
IEEEPACT
2007
IEEE
13 years 12 months ago
Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking
Under current worst-case design practices, manufacturers specify conservative values for processor frequencies in order to guarantee correctness. To recover some of the lost perfo...
Brian Greskamp, Josep Torrellas
DATE
2007
IEEE
106views Hardware» more  DATE 2007»
13 years 12 months ago
Low-cost protection for SER upsets and silicon defects
Extreme transistor scaling trends in silicon technology are soon to reach a point where manufactured systems will suffer from limited device reliability and severely reduced life...
Mojtaba Mehrara, Mona Attariyan, Smitha Shyam, Kyp...