Sciweavers

2 search results - page 1 / 1
» Thermal Management of On-Chip Caches Through Power Density M...
Sort
View
MICRO
2005
IEEE
113views Hardware» more  MICRO 2005»
13 years 10 months ago
Thermal Management of On-Chip Caches Through Power Density Minimization
Various architectural power reduction techniques have been proposed for on-chip caches in the last decade. In this paper, we first show that these power reduction techniques can b...
Ja Chun Ku, Serkan Ozdemir, Gokhan Memik, Yehea I....
DAC
2009
ACM
14 years 5 months ago
Dynamic thermal management via architectural adaptation
Exponentially rising cooling/packaging costs due to high power density call for architectural and software-level thermal management. Dynamic thermal management (DTM) techniques co...
Ramkumar Jayaseelan, Tulika Mitra