Sciweavers

53 search results - page 2 / 11
» Timing driven maze routing
Sort
View
DATE
2003
IEEE
120views Hardware» more  DATE 2003»
13 years 10 months ago
Crosstalk Reduction in Area Routing
Interconnect delay dominates system delay in modern circuits, and with reduced feature sizes, coupling capacitance and signal crosstalk have become significant issues. By spacing...
Ryon M. Smey, Bill Swartz, Patrick H. Madden
DAC
1998
ACM
14 years 6 months ago
Timing and Crosstalk Driven Area Routing
Hsiao-Ping Tseng, Louis Scheffer, Carl Sechen
TCAD
2008
119views more  TCAD 2008»
13 years 4 months ago
Full-Chip Routing Considering Double-Via Insertion
As the technology node advances into the nanometer era, via-open defects are one of the dominant failures due to the copper cladding process. To improve via yield and reliability, ...
Huang-Yu Chen, Mei-Fang Chiang, Yao-Wen Chang, Lum...
DAC
2004
ACM
14 years 6 months ago
Efficient timing closure without timing driven placement and routing
Miodrag Vujkovic, David Wadkins, William Swartz, C...
ICCAD
2006
IEEE
106views Hardware» more  ICCAD 2006»
14 years 1 months ago
Wire density driven global routing for CMP variation and timing
In this paper, we propose the first wire density driven global routing that considers CMP variation and timing. To enable CMP awareness during global routing, we propose a compac...
Minsik Cho, David Z. Pan, Hua Xiang, Ruchir Puri