Sciweavers

10 search results - page 2 / 2
» Tolerating Transient Faults through an Instruction Reissue M...
Sort
View
HICSS
2005
IEEE
149views Biometrics» more  HICSS 2005»
13 years 11 months ago
Fault Analysis of a Distributed Flight Control System
This paper presents how state consistency among distributed control nodes is maintained in the presence of faults. We analyze a fault tolerant semi-synchronous architecture concep...
Kristina Forsberg, Simin Nadjm-Tehrani, Jan Torin
IEEEPACT
2008
IEEE
13 years 11 months ago
Skewed redundancy
Technology scaling in integrated circuits has consistently provided dramatic performance improvements in modern microprocessors. However, increasing device counts and decreasing o...
Gordon B. Bell, Mikko H. Lipasti
ASPLOS
2006
ACM
13 years 9 months ago
SlicK: slice-based locality exploitation for efficient redundant multithreading
Transient faults are expected a be a major design consideration in future microprocessors. Recent proposals for transient fault detection in processor cores have revolved around t...
Angshuman Parashar, Anand Sivasubramaniam, Sudhanv...
DSN
2002
IEEE
13 years 10 months ago
Ditto Processor
Concentration of design effort for current single-chip Commercial-Off-The-Shelf (COTS) microprocessors has been directed towards performance. Reliability has not been the primary ...
Shih-Chang Lai, Shih-Lien Lu, Jih-Kwon Peir
DAC
2006
ACM
14 years 6 months ago
Shielding against design flaws with field repairable control logic
Correctness is a paramount attribute of any microprocessor design; however, without novel technologies to tame the increasing complexity of design verification, the amount of bugs...
Ilya Wagner, Valeria Bertacco, Todd M. Austin