Sciweavers

47 search results - page 3 / 10
» Use of DaSSF in a scalable multiprocessor wireless simulatio...
Sort
View
SIGGRAPH
2000
ACM
13 years 9 months ago
Pomegranate: a fully scalable graphics architecture
Pomegranate is a parallel hardware architecture for polygon rendering that provides scalable input bandwidth, triangle rate, pixel rate, texture memory and display bandwidth while...
Matthew Eldridge, Homan Igehy, Pat Hanrahan
PPL
2008
185views more  PPL 2008»
13 years 5 months ago
On Design and Application Mapping of a Network-on-Chip(NoC) Architecture
As the number of integrated IP cores in the current System-on-Chips (SoCs) keeps increasing, communication requirements among cores can not be sufficiently satisfied using either ...
Jun Ho Bahn, Seung Eun Lee, Yoon Seok Yang, Jungso...
ISCA
2000
IEEE
103views Hardware» more  ISCA 2000»
13 years 9 months ago
Piranha: a scalable architecture based on single-chip multiprocessing
The microprocessor industry is currently struggling with higher development costs and longer design times that arise from exceedingly complex processors that are pushing the limit...
Luiz André Barroso, Kourosh Gharachorloo, R...
MOBICOM
2006
ACM
13 years 11 months ago
SKVR: scalable knowledge-based routing architecture for public transport networks
Vehicular AdHoc Networks (VANET) can be treated as special kinds of Delay-tolerant Networks (DTN) where end-toend path might never be possible. As a result, mobile adhoc (MANET) r...
Shabbir Ahmed, Salil S. Kanhere
DAC
2006
ACM
14 years 6 months ago
Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery
Modern integrated circuits (ICs) are becoming increasingly complex. The complexity makes it difficult to design, manufacture and integrate these high-performance ICs. The advent o...
Xinping Zhu, Wei Qin