Sciweavers

598 search results - page 3 / 120
» VLSI Implementation of Neural Networks
Sort
View
FCCM
2007
IEEE
168views VLSI» more  FCCM 2007»
13 years 6 months ago
Discrete-Time Cellular Neural Networks in FPGA
This paper describes a novel architecture for the hardware implementation of non-linear multi-layer cellular neural networks. This makes it feasible to design CNNs with millions o...
J. Javier Martínez-Álvarez, F. Javie...
ICANN
2005
Springer
13 years 11 months ago
A Hardware/Software Framework for Real-Time Spiking Systems
Abstract. One focus of recent research in the field of biologically plausible neural networks is the investigation of higher-level functions such as learning, development and modu...
Matthias Oster, Adrian M. Whatley, Shih-Chii Liu, ...
ISCAS
2006
IEEE
70views Hardware» more  ISCAS 2006»
13 years 11 months ago
Power aware learning for class AB analogue VLSI neural network
—Recent research into artificial neural networks (ANN) has highlighted the potential of using compact analogue ANN hardware cores in embedded mobile devices, where power consumpt...
S. S. Modi, P. R. Wilson, A. D. Brown
NIPS
2007
13 years 7 months ago
Subspace-Based Face Recognition in Analog VLSI
We describe an analog-VLSI neural network for face recognition based on subspace methods. The system uses a dimensionality-reduction network whose coefficients can be either progr...
Gonzalo Carvajal, Waldo Valenzuela, Miguel Figuero...
IJCNN
2000
IEEE
13 years 10 months ago
Neurophysiology of a VLSI Spiking Neural Network: LANN21
Stefano Fusi, Paolo Del Giudice, Daniel J. Amit