Sciweavers

41 search results - page 9 / 9
» Validating Register Allocation and Spilling
Sort
View
TVLSI
2008
120views more  TVLSI 2008»
13 years 6 months ago
An Interactive Design Environment for C-Based High-Level Synthesis of RTL Processors
Much effort in register transfer level (RTL) design has been devoted to developing "push-button" types of tools. However, given the highly complex nature, and lack of con...
Dongwan Shin, Andreas Gerstlauer, Rainer Döme...