Sciweavers

35 search results - page 7 / 7
» Yield modelling and Yield Enhancement for FPGAs using Fault ...
Sort
View
ISCA
1999
IEEE
187views Hardware» more  ISCA 1999»
13 years 9 months ago
Area Efficient Architectures for Information Integrity in Cache Memories
Information integrity in cache memories is a fundamental requirement for dependable computing. Conventional architectures for enhancing cache reliability using check codes make it...
Seongwoo Kim, Arun K. Somani
GECCO
2006
Springer
150views Optimization» more  GECCO 2006»
13 years 8 months ago
Evaluation relaxation using substructural information and linear estimation
The paper presents an evaluation-relaxation scheme where a fitness surrogate automatically adapts to the problem structure and the partial contributions of subsolutions to the fit...
Kumara Sastry, Cláudio F. Lima, David E. Go...
HPCA
2006
IEEE
14 years 5 months ago
BulletProof: a defect-tolerant CMP switch architecture
As silicon technologies move into the nanometer regime, transistor reliability is expected to wane as devices become subject to extreme process variation, particle-induced transie...
Kypros Constantinides, Stephen Plaza, Jason A. Blo...
EUROCRYPT
2010
Springer
13 years 10 months ago
Public-Key Encryption in the Bounded-Retrieval Model
We construct the first public-key encryption scheme in the Bounded-Retrieval Model (BRM), providing security against various forms of adversarial “key leakage” attacks. In th...
Joël Alwen, Yevgeniy Dodis, Moni Naor, Gil Se...
MMSEC
2006
ACM
231views Multimedia» more  MMSEC 2006»
13 years 11 months ago
JPEG2000-based secure image authentication
We present an efficient JPEG2000-based image authentication scheme, which is robust to JPEG compression and other allowed signal processing operations. Positive wavelet-based wate...
Mathias Schlauweg, Dima Pröfrock, Erika M&uum...