Sciweavers

334 search results - page 64 / 67
» eXtended Block Cache
Sort
View
HPCA
2005
IEEE
14 years 5 months ago
SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors
With the increasing concern of the security on high performance multiprocessor enterprise servers, more and more effort is being invested into defending against various kinds of a...
Youtao Zhang, Lan Gao, Jun Yang 0002, Xiangyu Zhan...
MOBISYS
2006
ACM
14 years 5 months ago
Improved access point selection
This paper presents Virgil, an automatic access point discovery and selection system. Unlike existing systems that select access points based entirely on received signal strength,...
Anthony J. Nicholson, Yatin Chawathe, Mike Y. Chen...
ICCD
2006
IEEE
104views Hardware» more  ICCD 2006»
14 years 2 months ago
Guiding Architectural SRAM Models
— Caches, block memories, predictors, state tables, and other forms of on-chip memory are continuing to consume a greater portion of processor designs with each passing year. Mak...
Banit Agrawal, Timothy Sherwood
IEEEPACT
2007
IEEE
13 years 11 months ago
A Flexible Heterogeneous Multi-Core Architecture
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...
Miquel Pericàs, Adrián Cristal, Fran...
ISCA
2007
IEEE
182views Hardware» more  ISCA 2007»
13 years 11 months ago
Configurable isolation: building high availability systems with commodity multi-core processors
High availability is an increasingly important requirement for enterprise systems, often valued more than performance. Systems designed for high availability typically use redunda...
Nidhi Aggarwal, Parthasarathy Ranganathan, Norman ...