Sciweavers

GLVLSI
1996
IEEE
109views VLSI» more  GLVLSI 1996»
13 years 8 months ago
Least Upper Bounds on the Sizes of Symmetric Variable Order based OBDDs
Laura Heinrich-Litan, Paul Molitor, Dirk Möll...
GLVLSI
1996
IEEE
96views VLSI» more  GLVLSI 1996»
13 years 8 months ago
A Provably Good Moat Routing Algorithm
Joseph L. Ganley, James P. Cohoon
GLVLSI
1996
IEEE
139views VLSI» more  GLVLSI 1996»
13 years 8 months ago
Design and VLSI Implementation of a Unified Synapse-Neuron Architecture
Hormoz Djahanshahi, Majid Ahmadi, Graham A. Jullie...
GLVLSI
1996
IEEE
115views VLSI» more  GLVLSI 1996»
13 years 8 months ago
A VLSI Interconnection Network Router Using a D-CAM with Hidden Refresh
A VLSI implementation of a programmable router schemefor parallel interconnectionnetwork architectures is presented in this paper. The router executes routing
José G. Delgado-Frias, Jabulani Nyathi, Che...
GLVLSI
1996
IEEE
145views VLSI» more  GLVLSI 1996»
13 years 8 months ago
Boolean Function Representation Using Parallel-Access Diagrams
Inthispaperweintroduceanondeterministiccounterpart to Reduced, Ordered Binary Decision Diagrams for the representation and manipulation of logic functions. ROBDDs are conceptually...
Valeria Bertacco, Maurizio Damiani